## **EAST Search History**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	196	382/113.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/01 12:12
L3	80	382/113.ccls. and (circuit or chip)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/01 12:13
L4	0	382/113.ccls. and (circuit or chip) with outlin\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/01 12:13
L5	0	382/113.ccls. and (circuit or chip) with (outlin\$4 or border)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/06/01 12:13

6/1/06 12:14:03 PM C:\Documents and Settings\DRosarioVasquez\My Documents\EAST\Workspaces\09995818\search1.wsp

Page 1



Home | Login | Logout | Access Information | Alerts |

## Welcome United States Patent and Trademark Office

Search Results

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

Results for "((((circuit or chip) <near> (layout or floorplan\*)<in>metadata))<and>(outline <..." ∭e-mail Your search matched 91 of 1351415 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options Modify Search ((((circuit or chip) <near> (layout or floorplan\*)<in>metadata))<and>(outline <in>meta View Session History Search **New Search** ☐ Check to search only within this results set Display Format: 
Citation Citation & Abstract » Key **IEEE JNL** IEEE Journal or ட view selected items Select All Deselect All View: 1-25 | 26-Magazine IEE JNL IEE Journal or Magazine 1. A minimum specification of air-cooling with layout design by efficient opt IEEE Conference **IEEE CNF** scheme for outline design stage Proceeding Iwata, Y.; Hyashi, S.; Satoh, R.; Fujimoto, K.; **IEE Conference IEE CNF** Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-E **Proceeding** Micro-Systems, 2005. EuroSimE 2005. Proceedings of the 6th International Co 18-20 April 2005 Page(s):384 - 389 IEEE STD IEEE Standard Digital Object Identifier 10.1109/ESIME.2005.1502833 AbstractPlus | Full Text: PDF(457 KB) IEEE CNF Rights and Permissions 2. Fixed-outline floorplanning: enabling hierarchical design Adya, S.N.; Markov, I.L.; Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 11, Issue 6, Dec. 2003 Page(s):1120 - 1135 Digital Object Identifier 10.1109/TVLSI.2003.817546 AbstractPlus | References | Full Text: PDF(1310 KB) IEEE JNL Rights and Permissions 3. Modern Floorplanning Based on rm B^ast - Tree and Fast Simulated Ann Chen, T.-C.; Chang, Y.-W.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transaction: Volume 25, Issue 4, April 2006 Page(s):637 - 650 Digital Object Identifier 10.1109/TCAD.2006.870076 AbstractPlus | Full Text: PDF(856 KB) IEEE JNL Rights and Permissions 4. Fixed-outline floorplanning through better local search Adya, S.N.; Markov, I.L.; Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference 23-26 Sept. 2001 Page(s):328 - 334 Digital Object Identifier 10.1109/ICCD.2001.955047 AbstractPlus | Full Text: PDF(632 KB) IEEE CNF Rights and Permissions 5. An efficient algorithm to fixed-outline floorplanning based on instance au Rong Liu; Sheqin Dong; Xianlong Hong;

7-10 Dec. 2005 Page(s):6 pp.

Computer Aided Design and Computer Graphics, 2005. Ninth International Co.